Silicon-based Photonic Analog Signal Processing Engines with Reconfigurability (Si-PhASER)

Archived

DARPA - Microsystems Technology Office

Description

The purpose of this modification is to change the close date from 05/30/2009 to 06/01/2009. Original Description Below. DARPA is soliciting innovative research and development (R&D) proposals in the area of Silicon-based Photonic Analog Signal Processing Engines with Reconfigurability (Si-PhASER). The overall goal is the creation of novel silicon Photonic Integrated Circuit (PIC) elements and associated programmable filter array concepts, which can be fabricated in a CMOS-compatible process, and that enable high-throughput, low-power signal processors which overcome the limits of conventional electronic DSP technology. All administrative correspondence and questions on this solicitation, including requests for information on how to submit a proposal abstract or full proposal to this BAA, should be directed to BAA08-38@darpa.mil. See full BAA document attached.

Who can apply

  • Unrestricted

Contact

Dr. Michael Haney <br/>ATTN: DARPA-BAA-08-38 <br/>FAX: 703-696-2206 <br/> <br/>
BAA08-38@darpa.mil

Key dates & funding
  • PostedMay 30, 2008
  • ClosesJun 1, 2009
  • Award floor$0
  • Award ceiling$0
  • CFDA12.910

Pro insight

Edit and export this grant’s proposal template, plus deadline reminders, similar-grant suggestions, and funder history — all available with Pro.

Unlock with Pro